

**REMARKS**

At the outset, the Examiner is thanked for the thorough review and consideration of the pending application. The Office Action dated November 29, 2005 has been received and its contents carefully reviewed.

By this Response, claim 11 has been amended, and claim 15 has been cancelled without prejudice or disclaimer. Claims 11-14 and 16-21 are pending in the application. Reconsideration and withdrawal of the rejections in view of the above amendments and the following remarks are respectfully requested.

In the Office Action, claims 11-15 are rejected under 35 U.S.C. § 103(a) as being unpatentable over U.S. Patent No. 6,104,042, issued to Sah in view of U.S. Patent No. 5,920,082, issued to Kitazawa et al. (hereafter "Kitazawa"). Applicant respectfully traverses the rejection because neither Sah nor Kitazawa, analyzed alone or in any combination, teaches or suggests the combined features recited in the claims of the present application. In particular, Sah and Kitazawa fail to teach a method of fabricating a thin film transistor substrate that includes "forming a pixel electrode having a first region directly on the protection layer and juxtaposed a data line, and a second region directly on the gate insulation layer, wherein the second region electrically contacts the second side of the drain electrode, wherein the pixel electrode is formed using a back exposure" as recited in independent claim 11 of the present application.

The Office Action concedes that Sah fails to teach "forming the pixel electrode by using a back exposure". To remedy this deficient teaching of Sah, the Office Action relies upon Kitazawa. Based upon the teachings of Kitazawa, the Office Action concludes that it would have been obvious to one of ordinary skill in the art to modify Sah to provide a pixel electrode using a back exposure method. Applicant respectfully submits that even if the teachings of Kitazawa were used to modify Sah, the resulting method would still fail to teach all the features recited in independent claim 11 of the present application. Specifically, the resulting method would fail to teach "forming a pixel electrode having a first region directly on the protection layer and juxtaposed a data line, and a second region directly on the gate insulation layer, wherein the second region electrically contacts the second side of the drain electrode" as recited in independent claim 11.

Because Sah and Kitazawa fail to teach the above features of independent claim 11, claim 11 and its dependent claims 12-14 are allowable over Sah and Kitazawa. Reconsideration and withdrawal of the rejection are respectfully requested.

In the Office Action, claims 16-21 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Sah and Kitazawa further in view of Applicant's Related Art (ARA). Applicant respectfully traverses the rejection because neither Sah, Kitazawa nor ARA, analyzed alone or in any combination, teaches the combined features recited in the claims of the present application. Applicant has pointed out above the deficient teachings of Sah and Kitazawa. ARA fails to remedy the deficient teachings of Sah and Kitazawa. Specifically, ARA fails to teach "forming a pixel electrode having a first region directly on the protection layer and juxtaposed a data line, and a second region directly on the gate insulation layer, wherein the second region electrically contacts the second side of the drain electrode" as recited in independent claim 11, from which claims 16-21.

By virtue of their dependence from claim 11, claims 16-21 also contain the above allowable features of claim 11. As such, claim 11 and its dependent claims 16-21 are allowable over any combination of Sah, Kitazawa and ARA. Reconsideration and withdrawal of the rejection are respectfully requested.

Applicant believes the foregoing amendments and remarks place the application in condition for allowance and early, favorable action is respectfully solicited.

If for any reason the Examiner finds the application other than in condition for allowance, the Examiner is requested to call the undersigned attorney at (202) 496-7500 to discuss the steps necessary for placing the application in condition for allowance. All correspondence should continue to be sent to the below-listed address.

If these papers are not considered timely filed by the Patent and Trademark Office, then a petition is hereby made under 37 C.F.R. §1.136, and any additional fees required under 37 C.F.R. §1.136 for any necessary extension of time, or any other fees required to complete the filing of this response, may be charged to Deposit Account No. 50-0911. Please credit any overpayment to deposit Account No. 50-0911. A duplicate copy of this sheet is enclosed.

Dated: February 23, 2006

Respectfully submitted,

By Valerie P. Hayes  
Valerie P. Hayes

Registration No.: 53,005  
McKENNA LONG & ALDRIDGE LLP  
1900 K Street, N.W.  
Washington, DC 20006  
(202) 496-7500  
Attorneys for Applicant